Design Engineer II job at BANGALORE

cadence

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
The responsibility entails performing pre silicon Physical Layer Electrical Validation infrastructure development as well as post silicon validation primarily on Cadence’s High Speed SERDES Test chips, ie,  activities involving (but not limited to) designing the hardware and software architecture required to test the test chips (be it the test PCBs, controlling FPGA platforms, Labview/python automation for controlling the HW etc), defining test plans for rigorously testing the compliance of the Test chips to the Physical Layer Electrical specifications, implementing these tests as planned, generating high quality test reports based on the test results etc.
BTech/Mtech

To apply for this job please visit cadence.wd1.myworkdayjobs.com.